Lot 1: Functional Verification

ock level up to system on chip top level, a strategy for DFT insertion and simulation must be developed and implemented. Therefore, one meeting per quarter shall be performed at the Fraunhofer Institute for Integrated Circuits in Erlangen-Tennenlohe. Furthermore, flexibility of working hours is requ

ired in order to be able to react promptly to urgent adjustments.